 |
3.3V Operation with 5V Tolerant Buffers |
|
ACPI 1.0b/2.0 and PC99a/PC2001 Compliant |
|
LPC Interface with Clock Run Support
 |
Serial IRQ Interface Compatible with Serialized IRQ Support for PCI Systems |
|
15 Direct IRQs |
|
ACPI SCI Interface |
|
nSMI |
|
Shadowed write only registers |
|
|
LPC/Firmware Hub Host Flash Interface
|
Single Byte FWH Memory Read and FWH Memory Write Support |
|
FWH ID Support |
|
16MB FWH Flash and Register Addressing, 128K Legacy BIOS Addressing |
|
Single Byte LPC Memory Read and LPC Memory Write Support |
|
|
Serial Peripheral Interface (SPI)
|
Dual Ported Controller with Keeper Circuit |
|
|
8 MByte Shared FlashROM Interface (SFI)
|
8051/Host CPU Hardware Arbitrated Interface |
|
0.5 - 8MB - Host System BIOS & 8051 Keyboard |
|
8051 64KB Code Space Accessible as Separate 32KB Pages in Flash |
|
Low-Power Flash Access Modes |
|
8051-Programmable Flash Access Protection
|
Read/Write/No-Access Protection |
|
Variable Bank Sizes |
|
|
|
Host Flash Address Redirection for Recovery |
|
Serial Flash Programming Interface |
|
Two Power Planes
|
Low Standby Current in Sleep Mode |
|
Main powered blocks power supplied by standby power plane and controlled by power management signals |
|
|
3-Port ACPI Embedded Controller Interface |
|
Configuration Register Set
|
Compatible with ISA Plug-and-Play Standard (Version 1.0a) |
|
Four Pin Selectable Addressing Options |
|
8051-Programmable Base Address |
|
|
High-Performance Embedded 8051 Keyboard and System Controller
|
Provides System Power Management |
|
System Watch Dog Timer (WDT) |
|
8042 Style Host Interface Relocatable to 480 Different Base I/O Addresses |
|
Supports Interrupt and Polling Access |
|
Interrupt Accelerator |
|
512 Bytes Data RAM |
|
2 Kilobytes Scratch ROM/RAM |
|
On-Chip Memory-Mapped Control Registers |
|
Up to 18x8 Keyboard Scan Matrix |
|
Two 16 Bit Timer/Counters |
|
Eleven 8051 Interrupt Sources |
|
Thirty-Two 8-Bit, Host/8051 Mailbox Registers |
|
Thirty-six Maskable Hardware Wake-Up Events |
|
Fast GATEA20 |
|
Fast CPU_RESET |
|
Multiple Clock Sources and Operating Frequencies up to 32MHz |
|
IDLE and SLEEP Modes |
|
Low Power Fail-Safe Ring Oscillator ±10% Accuracy |
|
Hibernation Timer with programmable wake-up from 0.5ms to 128 minutes |
|
8051-Driven 16550A UART
|
16-Byte Send/Receive FIFOs |
|
External Baud Clock Option
|
|
|
Power-Fail Status Register
|
|
|
Battery Backed Resources
|
32KHz clock generator |
|
1 Week Wakeup timer |
|
|
Two 8584-Style SMBus Controllers
|
8051 Host Interface Logic Allows Master or Slave Operation |
|
Controllers are Fully Operational on Standby Power |
|
One Controller with one Port |
|
|
Three independent Hardware Driven PS/2 Ports
|
Fully functional on Main and/or Suspend Power |
|
PS/2 edge Wake Capable |
|
Wake on specific mouse protocol |
|
Wake on specific keyboard protocol |
|
|
92 General Purpose I/O Pins |
|
Four Programmable Pulse-Width Modulator Outputs
|
Multiple clock Sources and Independent Clock Rates |
|
8 Bit Duty Cycle Granularity
|
|
|
Three Fan Tachometer Inputs |
|
Four Programmable 16-bit Counter/Timers |
|
Direct Battery Management with SMSC SentinelAlert!
|
Analog to Digital Converter with
|
8 channels, 8b/10b conversion |
|
20ms conversion time for 8 channels
|
|
|
Digital to Analog Converter with SMSC SentinelAlert!
|
3 channels, 8b conversion |
|
1.5ms conversion time for 3 channels |
|
|
2-GPIO’s with SMSC SentinelAlert! |
|
2-Single pin SMSC BudgetBus Sensor Interface Ports |
|
HW_PROTECT# output thermal event indication
|
|
|
MCU Serial Debug Port |
|
Integrated Standby Power Reset Generator |
|
156 Pin DQFN Green, Lead-Free Package |
