Simplified Chinese
Chinese
Japanese
Japanese
Korean
Korean
 
   
Home
ARCNET and CircLink
Ethernet
Hi-Speed USB
Computing Platform Products
Thermal Management
Automotive
RoHS/Green & Package Information
LAN91C100FD
FEAST™ Fast Ethernet Controller with Full Duplex Capability

LAN91C100FD General Description
Data Sheet, Application Notes, Drivers and Design Tools

Features

Dual Speed CSMA/CD Engine (10 Mbps and 100 Mbps)
Compliant with IEEE 802.3 100BASE-T Specification
Supports 100BASE-TX, 100BASE-T4, and 10BASE-T Physical Interfaces
32 Bit Wide Data Path (into Packet Buffer Memory)
Support for 32 and 16 Bit Buses
Support for 32, 16, and 8 Bit CPU Accesses
Synchronous, Asynchronous, and Burst DMA Interface Mode Options
128 Kbyte External Memory
Built-In Transparent Arbitration for Slave Sequential Access Architecture
Early TX, Early RX Functions
Flat MMU Architecture with Symmetric Transmit and Receive Structures and Queues
MII (Media Independent Interface) Compliant MAC-PHY Interface Running at Nibble Rate
MII Management Serial Interface
Seven Wire Interface to 10 Mbps ENDEC
EEPROM-Based Setup
Full Duplex Capability

General Description

The LAN91C100FD is designed to facilitate the implementation of first generation Fast Ethernet adapters and connectivity products. For this first generation of products, flexibility dominates over integration. The LAN91C100FD is a digital device that implements the MAC portion of the CSMA/CD protocol at 10 and 100 Mbps, and couples it with a lean and fast data and control path system architecture to ensure the CPU to packet RAM data movement does not cause a bottleneck at 100 Mbps.

Total memory size is 128 Kbytes, equivalent to a total chip storage (transmit plus receive) of 64 outstanding packets. The LAN91C100FD is software compatible with the LAN9000 family of products and can use existing LAN9000 drivers (ODI, IPX, and NDIS) in 16 and 32 bit Intel X86 based environments.

Memory management is handled using a unique MMU (Memory Management Unit) architecture and a 32-bit wide data path. This I/O mapped architecture can sustain back-to-back frame transmission and reception for superior data throughput and optimal performance. It also dynamically allocates buffer memory in an efficient buffer utilization scheme, reducing software tasks and relieving the host CPU from performing these housekeeping functions. The total memory size is 128 Kbytes (external), equivalent to a total chip storage (transmit and receive) of 64 outstanding packets.

FEAST provides a flexible slave interface for easy connectivity with industry-standard buses. The Bus Interface Unit (BIU) can handle synchronous as well as asynchronous buses, with different signals being used for each one. FEAST's bus interface supports synchronous buses like the VESA local bus, as well as burst mode DMA for EISA environments. Asynchronous bus support for ISA is supported even though ISA cannot sustain 100 Mbps traffic. Fast Ethernet could be adopted for ISA-based nodes on the basis of the aggregate traffic benefits.

Two different interfaces are supported on the network side. The first is a conventional seven wire ENDEC interface that connects to the LAN83C694 for 10BASE-T and coax 10 Mbps Ethernet networks. The second interface follows the MII (Media Independent Interface) specification draft standard, consisting of 4 bit wide data transfers at the nibble rate. This interface is applicable to 10 Mbps or 100 Mbps networks. Three of the LAN91C100FD's pins are used to interface to the two-line MII serial management protocol. Four I/O ports (one input and three output pins) are provided for LAN83C694 configuration.

The LAN91C100FD is based on the LAN91C100 FEAST, functional revision G modified to add full duplex capability. Also added is a software-controlled option to allow collisions to discard receive packets. Previously, the LAN91C100 supported a "Diagnostic Full Duplex" mode. Under this mode the transmit packet is looped internally and received by the MAC. This mode was enabled using the FDUPLX bit in the TCR. In order to avoid confusion, the new, broader full duplex function of the LAN91C100FD is designated as Switched Full Duplex, and the TCR bit enabling it is designated as SWFDUP. When the LAN91C100FD is configured for SWFDUP, its transmit and receive paths will operate independently and some CSMA/CD functions will be disabled. When the controller is not configured for SWFDUP it will follow the CSMA/CD protocol.

ORDERING INFORMATION
Order Numbers:
LAN91C100-FD for 208 Pin QFP Package
LAN91C100-FD-SS for 208 Pin QFP Lead-Free RoHS Compliant Package
LAN91C100-FD for 208 Pin TQFP Package
LAN91C100-FD-ST for 208 Pin TQFP Lead-Free RoHS Compliant Package

LAN91C100FD Data Sheet, Application Notes,
Drivers and Design Tools

Description File Name File Size Date
LAN91C100FD Rev. D Data Brief 91c100fdrevddb.pdf 220K 9/22/08
LAN91C100FD Rev. D Data Sheet 91c100fdrevd.pdf 497K 9/22/08
Evaluation Boards EVB9000-102
EVB9000-180
   
Reference Design Files      
LAN91C100FD MII Fast Ethernet ISA Board Schematic 91c100fdmii.pdf 36K 6/15/96
LAN91C100 Hardware Design feasth.zip 871K 10/30/96
LAN83C180 10/100 Ethernet PHY Adapter Reference Design 180_mii.pdf 22K 8/14/98
LAN9000 Diagnostic/Setup Utilities utility.zip 302K 6/15/07
Application Notes      
Application Note 6-1: ETX Ethernet Debug Software User Guide an61.pdf 222K 7/17/07
Application Note 6-14: Migrating from LAN91C100 (FEAST) to LAN91C100FD (FEAST Full Duplex) an614.pdf 162K 6/9/08
Application Note 6-20: LAN91C100 and LAN91C100FD Design Consideration with Quality Semiconductor QSI6612 an620.pdf 153K 6/9/08
Application Note 8-2: SMSC LAN91C100 and LAN91C110 FEAST Competitive Comparison in Embedded and PC Card Applications an82.pdf 335K 7/8/08
Application Note 8-5: Migrating from LAN91C100FD (FEAST FD) to LAN91C110 (Reduced-Pin-Count FEAST FD) - Software Modifications in Drivers and Utilities an85.pdf 155K 7/16/08
Application Note 8-10: LAN91C100FD/LAN91C110 Minimum SRAM Access Time Requirement and a List of Recommended SRAMs an810.pdf 176K 11/11/08
Application Note 9-5: Migrating from LAN91C100FD and LAN83C183 to LAN91C111 an95.pdf 207K 11/24/08
Application Note 9-8: I/O-Based (Non-DMA) Non-PCI Embedded Ethernet Solutions an98.pdf 173K 12/2/08
Application Note 9-11: Understanding the Chip ID and Revision Registers an911.pdf 111K 8/6/01
Drivers      
Linux Drivers linux9.tar.gz
smc9_pcm.tar
16K
120K
8/20/98
8/20/98
Microsoft Drivers
    NDIS 2 for Windows for Workgroups
        & OS/2
    NDIS 3/NDIS 4 for Windows 95, Windows
        NT 4.0, Windows 98, & Windows 2000
    NDIS 4 for Windows CE 2.1x
 
ndis2.zip

ndis3-4.zip

ce9000.zip
 
121K

443K

63K
 
8/20/98

6/30/00

10/27/99
Novell Drivers
    DOS-ODI & OS/2, Server
 
novell.zip
 
501K
 
5/26/00
SCO Drivers s9192.tar 210K 8/20/98
FreeBSD Unix Drivers smc9k.tar.gz 17K 8/20/98
VxWorks Drivers vx9000.zip 158K 5/26/00
Source Code      
Download SRC-9000-CE SRC-9000-CE
Download SRC-9000-CENET86 SRC-9000-CENET86
Download SRC-9000 SRC-9000
Other Information      
Object Code Unlimited royalty-free distribution rights when offered with SMSC controller
Anomaly Contact your local SMSC representative
Using the Adobe® Acrobat® Reader aacrobat.html    

Although the information in this document has been checked and is believed to be accurate, no responsibility is assumed for inaccuracies. SMSC reserves the right to make changes to product descriptions and specifications at any time without notice. Contact your local SMSC sales office to obtain the latest specifications before placing your product order. The provision of this information does not convey any licenses under any patent rights or other intellectual property rights of SMSC or others. All sales are expressly conditional on your agreement to the terms and conditions of the most recently dated version of SMSC's standard Terms of Sale Agreement dated before the date of your order. Products may contain design defects or errors known as anomalies which may cause a product's functions to deviate from published specifications. Anomaly sheets are available upon request. SMSC products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of SMSC and further testing and/or modification will be fully at the risk of the customer. Copies of this document or other SMSC literature, as well as the Terms of Sale Agreement, may be obtained by visiting SMSC's website at http://www.smsc.com. SMSC and the SMSC logo are registered trademarks of Standard Microsystems Corporation ("SMSC"). Other names mentioned may be trademarks of their respective holders. All claims made herein speak as of the date of this material. The company does not undertake to update such statements. (10/08)

 

Markets & Products     Corporate     Investor Relations     Press Room     Events     Careers     E-Services     Contact Us
RoHS/Green Information     Terms and Conditions     Privacy Policy     Trademarks     Site Map     Home
©2004-2009 SMSC. All rights reserved.