|
LAN9210
Small Form Factor Single-Chip Ethernet Controller with HP Auto-MDIX
Highlights
 | Optimized for medium performance applications |
| Efficient architecture with low CPU overhead |
| Easily interfaces to most 16-bit embedded CPU's |
| Integrated PHY with HP Auto-MDIX |
| Integrated checksum offload engine helps reduce CPU load |
| Low pin count and small body size package for small form factor system designs |
| Supports audio & video streaming over Ethernet: multiple standard-definition (SD) MPEG2 streams |
Target Applications
| Basic cable, satellite, and IP set-top boxes |
| Digital video recorders |
| Video-over IP solutions, IP PBX & video phones |
| Wireless routers & access points |
| Audio distribution systems |
| Printers, kiosks, security systems |
| General embedded applications |
Key Benefits
| Non-PCI Ethernet controller for performance sensitive applications
 | 16-bit interface
|
| Burst-mode read support
|
|
| Eliminates dropped packets
| Internal buffer memory can store over 200 packets
|
| Automatic PAUSE and back-pressure flow control
|
|
| Minimizes CPU overhead
| Supports Slave-DMA
|
| Interrupt Pin with Programmable Hold-off timer
|
|
| Reduces system cost and increases design flexibility
|
| SRAM-like interface easily interfaces to most embedded CPU's or SoC's |
| Reduced-Power Modes
| Numerous power management modes
|
| Wake on LAN
|
| Magic packet wakeup
|
| Wakeup indicator event signal
|
| Link Status Change
|
|
| Single chip Ethernet controller
| Fully compliant with IEEE 802.3/802.3u standards
|
| Integrated Ethernet MAC and PHY
|
| 10BASE-T and 100BASE-TX support
|
| Full- and Half-duplex support
|
| Full-duplex flow control
|
| Backpressure for half-duplex flow control
|
| Preamble generation and removal
|
| Automatic 32-bit CRC generation and checking
|
| Automatic payload padding and pad removal
|
| Loop-back modes
|
|
| Flexible address filtering modes
| One 48-bit perfect address
|
| 64 hash-filtered multicast addresses
|
| Pass all multicast
|
| Promiscuous mode
|
| Inverse filtering
|
| Pass all incoming with status report
|
| Disable reception of broadcast packets
|
|
| Integrated 10/100 Ethernet PHY
| Supports HP Auto-MDIX
|
| Auto-negotiation
|
| Supports energy-detect power down
|
|
| High-Performance host bus interface
| Simple, SRAM-like interface
|
| 16-bit data bus
|
| 16Kbyte FIFO with flexible TX/RX allocation
|
| One configurable host interrupt
|
|
| Miscellaneous features
| Small form factor, 56-pin QFN lead-free RoHS Compliant package
|
| Integrated 1.8V regulator
|
| Integrated checksum offload engine
|
| Mixed endian support
|
| General Purpose Timer
|
| Optional EEPROM interface
|
| Support for 3 status LEDs multiplexed with
Programmable GPIO signals
|
|
| Single 3.3V Power Supply with 5V tolerant I/O
|
| 0° to 70°C Commercial Temperature Support |
General Description
The LAN9210 is a full-featured, single-chip 10/100 Ethernet controller designed for embedded applications where performance, flexibility, ease of integration and system cost control are required. The LAN9210 has been architected to provide the best price-performance ratio for any 16-bit application with medium performance requirements. The LAN9210 is fully IEEE 802.3 10BASE-T and 802.3u 100BASE-TX compliant, and supports HP Auto-MDIX.
The LAN9210 includes an integrated Ethernet MAC and PHY with a high-performance SRAM-like slave interface. The simple, yet highly functional host bus interface provides a glue-less connection to most common 16-bit microprocessors and microcontrollers as well as 32-bit microprocessors with a 16-bit external bus. The integrated checksum offload engines enable the automatic generation of the 16-bit checksum for received and transmitted Ethernet frames, offloading the task from the CPU. The LAN9210 also includes large transmit and receive data FIFOs to accommodate high latency applications. In addition, the LAN9210 memory buffer architecture allows the most efficient use of memory resources by optimizing packet granularity.
ORDERING INFORMATION
Order Number(s):
LAN9210-ABZJ for 56-Pin, QFN Lead-Free RoHS Compliant Package |
 LAN9210 Data Sheet, Application Notes,
Drivers and Design Tools
| Description | File Name | File Size | Date |
 |
| LAN9210 Data Brief | 9210db.pdf | 130K | 11/27/07 |
| LAN9210 Data Sheet | 9210.pdf | 1739K | 11/27/07 |
|
| Reference Design Files |
| LAN9210 Reference Design Schematic | 9210sch.pdf | 41K | 1/3/08 |
| LAN9210 Reference Design Bill of Materials | 9210bom.pdf | 23K | 1/3/08 |
|
| LANCheck™ Online Review | | | |
| The LAN9210 is supported by SMSC's LANCheck Online Review, a personalized, value-added service exclusive to SMSC and available at no charge to customers who have selected our Ethernet offerings for their application design-in. LANCheck will support your design process by providing guidance through the complete design cycle – from initial schematic design to PCB design. The following documents are available to assist you with your design: |
| LAN9210 Schematic Checklist |
| LAN9210 Component Placement Checklist |
| LAN9210 Routing Checklist |
|
| Application Notes | | | |
| Application Note 8-13: Suggested Magnetics | an813.pdf | 253K | 2/6/08 |
| Application Note 16-6: Migrating from the LAN9215 to the LAN9210 | an166.pdf | 128K | 3/20/08 |
| Application Note 17-7: Migrating from the LAN9115 to the LAN9210 | an177.pdf | 150K | 1/7/08 |
|
| Source Code |
SRC-LAN9210-LINUX
LAN9210 Linux 2.4 and 2.6 driver source code | Download | E-Services Account Required |
SRC-LAN9210-VXWORKS_55
LAN9210 VxWorks driver source code | Download | E-Services Account Required |
|
Contact your SMSC Sales Representative for more information on the LAN9210
|
