LAN9500/LAN9500i
Hi-Speed USB 2.0 to 10/100 Ethernet Controller
Highlights
 |
Single Chip Hi-Speed USB 2.0 to 10/100 Ethernet Controller |
 |
Integrated 10/100 Ethernet MAC with Full-Duplex Support |
 |
Integrated 10/100 Ethernet PHY with HP Auto-MDIX Support |
 |
Integrated USB 2.0 Hi-Speed Device Controller |
 |
Integrated USB 2.0 Hi-Speed PHY |
 |
Implements Reduced Power Operating Modes |
Target Applications
 |
Embedded Systems |
 |
Set-Top Boxes |
 |
PVR's |
 |
CE Devices |
 |
Networked Printers |
 |
USB Port Replicators |
 |
Standalone USB to Ethernet Dongles |
 |
Test Instrumentation |
 |
Industrial |
Key Benefits
 |
USB Device Controller
 |
Fully compliant with Hi-Speed Universal Serial Bus
Specification Revision 2.0 |
 |
Supports HS (480 Mbps) and FS (12 Mbps) modes |
 |
Four endpoints supported |
 |
Supports vendor specific commands |
 |
Integrated USB 2.0 PHY |
 |
Remote wakeup supported |
|
 |
High-Performance 10/100 Ethernet Controller
 |
Fully compliant with IEEE802.3/802.3u |
 |
Integrated Ethernet MAC and PHY |
 |
10BASE-T and 100BASE-TX support |
 |
Full- and half-duplex support |
 |
Full- and half-duplex flow control |
 |
Preamble generation and removal |
 |
Automatic 32-bit CRC generation and checking |
 |
Automatic payload padding and pad removal |
 |
Loop-back modes |
 |
TCP/UDP/IP/ICMP checksum offload support |
 |
Flexible address filtering modes
 |
One 48-bit perfect address |
 |
64 hash-filtered multicast addresses |
 |
Pass all multicast |
 |
Promiscuous mode |
 |
Inverse filtering |
 |
Pass all incoming with status report |
|
 |
Wakeup packet support |
 |
Integrated Ethernet PHY
 |
Auto-negotiation |
 |
Automatic polarity detection and correction |
 |
HP Auto-MDIX support |
 |
Link status change wake-up detection
|
|
 |
Support for 3 status LEDs |
 |
External MII to support HomePNA and HomePlug® PHY |
|
 |
Power and I/Os
 |
Various low power modes |
 |
11 GPIOs |
 |
Supports bus-powered and self-powered operation |
 |
Integrated power-on reset circuit |
 |
External 3.3v I/O supply
 |
Internal 1.8v core supply regulator |
|
|
 |
Miscellaneous Features
 |
EEPROM Controller |
 |
IEEE 1149.1 (JTAG) Boundary Scan |
 |
Requires single 25 MHz crystal |
|
 |
Software
 |
Windows XP/Vista Driver |
 |
Linux Driver |
 |
Win CE Driver |
 |
MAC OS Driver |
 |
EEPROM Utility |
|
 |
Packaging
 |
56-pin QFN (8x8 mm) Lead-Free RoHS Compliant package |
|
 |
Environmental
 |
Commercial Temperature Range (0°C to +70°C) |
 |
Industrial Temperature Range (-40°C to +85°C)
|
|
ORDERING INFORMATION
Order Number(s):
LAN9500-ABZJ for 56-Pin, QFN Lead-Free RoHS Compliant Package (0 to +70°C Temp Range)
LAN9500i-ABZJ for 56-Pin QFN Lead-Free RoHS Compliant Package (-40 to +85°C Temp Range) |
General Description
The LAN9500/LAN9500i is a high performance Hi-Speed USB 2.0 to 10/100 Ethernet controller. With applications ranging from embedded systems, set-top boxes, and PVR's, to USB port replicators, USB to Ethernet dongles, and test instrumentation, the LAN9500/LAN9500i is a high performance and cost competitive USB to Ethernet connectivity solution.
The LAN9500/LAN9500i contains an integrated 10/100 Ethernet PHY, USB PHY, Hi-Speed USB 2.0 device controller, 10/100 Ethernet MAC, TAP controller, EEPROM controller, and a FIFO controller with a total of 30 KB of internal packet buffering.
The internal USB 2.0 device controller and USB PHY are compliant with the USB 2.0 Hi-Speed standard. The LAN9500/LAN9500i implements Control, Interrupt, Bulk-in, and Bulk-out USB Endpoints.
The Ethernet controller supports auto-negotiation, auto-polarity correction, HP Auto-MDIX, and is compliant with the IEEE 802.3 and IEEE 802.3u standards. An external MII interface provides support for an external Fast Ethernet PHY, HomePNA, and HomePlug functionality.
Multiple power management features are provided, including various low power modes and "Magic Packet", "Wake On LAN", and "Link Status Change" wake events. These wake events can be programmed to initiate a USB remote wakeup.
An internal EEPROM controller exists to load various USB configuration information and the device MAC address. The integrated IEEE 1149.1 compliant TAP controller provides boundary scan via JTAG.
LAN9500/LAN9500i System Block Diagram
LAN9500/LAN9500i Data Sheet, Application Notes
and Design Tools
All claims made herein speak as of the date of this material. The company does not undertake to update such statements. (4/08)
|