 USB3250
USB 2.0 PHY IC
 General
Description
The USB3250 provides the Physical Layer (PHY) interface to a USB 2.0 Device Controller. The IC is available in a 56 pin QFN.
The USB3250 is a USB 2.0 physical layer transceiver (PHY) integrated circuit. SMSC's proprietary technology results in low power dissipation, which is ideal for building a bus powered USB 2.0 peripheral. The PHY can be configured for either an 8-bit unidirectional or a 16-bit bidirectional parallel interface, which complies with the USB Transceiver Macrocell Interface (UTMI) specification. It supports 480Mbps transfer rate, while remaining backward compatible with USB 1.1 legacy protocol at 12Mbps.
All required termination for the USB 2.0 Transceiver is internal. Internal 5.25V short circuit protection of DP and DM lines is provided for USB compliance.
While transmitting data, the PHY serializes data and generates SYNC and EOP fields. It also performs needed bit stuffing and NRZI encoding. Likewise, while receiving data, the PHY de-serializes incoming data, stripping SYNC and EOP fields and performs bit un-stuffing and NRZI decoding.
Features
 |
USB-IF "Hi-Speed" Certified to USB 2.0 Electrical Specification |
|
Interface Compliant with the UTMI Specification (60MHz 8-bit Unidirectional Interface and 30MHz 16-bit Bidirectional Interface) |
|
Supports 480Mbps High Speed (HS) and 12Mbps Full Speed (FS) Serial Data Transmission Rates |
|
Integrated 45 Ohm and 1.5k Ohm Termination Resistors Reduce External Component Count |
|
Internal Short Circuit Protection of DP and DM Lines |
|
On-Chip Oscillator Operates with Low Cost 12MHz Crystal |
|
Robust and Low Power Digital Clock and Data Recovery Circuit |
|
SYNC and EOP Generation on Transmit Packets and Detection on Receive Packets |
|
NRZI Encoding and Decoding |
|
Bit Stuffing and Unstuffing with Error Detection |
|
Supports the USB Suspend State, HS Detection, HS Chirp, Reset and Resume |
|
Support for All Test Modes Defined in the USB 2.0 Specification |
|
Draws 72mA (185mW) Maximum Current Consumption in HS Mode - Ideal for Bus Powered Functions |
|
On-Die Decoupling Capacitance and Isolation for Immunity to Digital Switching Noise |
|
Available in a 56-Pin QFN Package |
|
Full Industrial Operating Temperature Range from -40°C to +85°C (Ambient) |
ORDERING INFORMATION
Order Numbers:
USB3250-ABZJ for 56-pin 8 x 8 x 0.85mm QFN Lead Free Package |
Simplified Block Diagram |
USB3250: Measured Eye Diagram of High-Speed (480
Mbps) Test Mode Test Packet as Defined in Rev. 2.0
of the USB 2.0 Specification |
 USB3250
Data Sheet, Application Notes,
Drivers and Design Tools
|
